In this work, a 3-bit feedforward 3rd order sigma delta analog-to-digital converter (ADC) is presented. In this proposed architecture, feedforward paths and multibit design help the integrator output swings to become smaller, which renders the exploitation of a telescopic cascode opamp in the integrators possible. Moreover, a double sampling method is used to relax the opamp specifications. The proposed sigma delta ADC consumes 28.2 µ W and has 81.3 dB SNDR according to postlayout simulations.
Introduction
Sigma delta ( ∑ ∆) analog-to-digital converters (ADCs) are generally utilized to achieve a high signal-to-noise ratio (SNR). The SNR of a ∑ ∆ ADC can be found using the conventional formula given in Eq. (1) , in which L represents the order of the ADC and N is the number of bits in the quantizer. To achieve the targeted SNR value, L, N, and oversampling ratio (OSR) values can be chosen as desired. Usually, the design is simpler when the ADC is 2nd order and N is 1, which leads to high OSR values. However, a high OSR requires high gain-bandwidth and slew rate for the opamps in the integrators. Thus, the power consumption of the opamps becomes very high. Although a 3rd order system will have three opamps, the requirements will be more relaxed for each opamp. For stability and proper noise shaping, an appropriate transfer function is needed. There are various methods of obtaining the desired transfer function, such as adding feedforward paths in the designs [1, pp. 285-286] .
The advantages of the proposed design
Using feedforward paths in the ADC is a common method to cancel the effect of the input at the outputs of the integrators [2] . The block diagram in Figure 1 with the transfer function (Eq. (2)) is proposed as a 3rd order ∑ ∆ ADC. Here, α represents the gain of the multibit quantizer. When Eq. (2) is solved for Y and α is chosen to be 3/K, Eq. (3) can be obtained. In that case, the first and the second integrator outputs U and W are found as Eqs. (4) and (5) . When the OSR is high, the change at the input between consecutive clock cycles, which can be rephrased as X (1 -z −1 ), is very low compared to X and it is negligible. Thus, both U 
The quantization noise, which is represented by ε, is the difference between the DAC output and the input signal. When the quantizer is one bit, ε is a large value. However, the quantization noise value is halved for each additional bit in the quantizer. As it can be seen in Eqs. (4) and (5), U and W are mostly dependent on the ε value. Thus, using a multibit quantizer would make the ε value very small, which also causes the U and W values to be very small. Hence, the required output swing margin of the opamps will be low. This will lead to a more relaxed requirement not only for slew rate, but also for gain linearity. Insufficient slew rate causes 3rd harmonics and nonlinear gain of the opamps causes a high noise floor in the FFT plots, according to the simulation run on Simulink using [3, pp. 389-416] . Thus, the proposed architecture allows the use of opamps with lower output swing margins and less linearity.
Although the telescopic cascode opamp has a low output margin, it has very high gain and it is stable. Furthermore, its power consumption is lower than other types of opamps that have the same gain-bandwidth product. Therefore, it is very suitable as an opamp to be used in the integrators. In this proposed architecture, a telescopic cascode opamp was designed, which is depicted in Figure 2 . For this opamp V DDA is chosen as 1.8 V and I DC is 0.5 µ A. Next, I DC is replaced with a 1.4 MΩ resistor to obtain the desired biasing, and 1 µ A flows through each branch of the opamp. Therefore, the biasing circuit consumes approximately 0.9 µ W and each telescopic cascode opamp consumes approximately 3.6 µ W. It has 74.7 dB gain and 3.64 MHz gain-bandwidth product with 79.3
• phase margin when the load capacitance is 0.5 pF. Moreover, a switched mode common mode feedback (CMFB) is also used to adjust the output DC voltage of the opamp. Since the ADC is discrete time, the same clock signals are used for the CMFB circuit. Although the CMFB circuit increases the load of the opamps, it does not consume additional power like other CMFB circuits and it is commonly used in discrete time ADCs. Furthermore, NMOS transistors are used as switches in the CMFB circuit. Two CMFB circuits operating in different phases are used because of double sampling [4] . The double sampling [5] method is a commonly used method in ∑ ∆ ADCs. Normally, the charge is transferred to a sampling capacitor in Θ 1 and the same charge is transferred from the same sampling capacitor to the output in Θ 2 . In the double sampling method, the charge is transferred to the first sampling capacitor and the previous charge is transferred from the second sampling capacitor to the output in Θ 1 . Afterwards, the charge is transferred to the second sampling capacitor while the previous charge is transferred from the first sampling capacitor to the output in Θ 2 . Hence, using double sampling doubles the OSR although the clock frequency stays the same. Thus, the requirements for the opamps are halved, which would lead to half the power consumption. However, the output signals should be compared at double the frequency in the quantizer block because the outputs change during both clock periods in the double sampling method. Nonetheless, this will not change the power consumption of the comparators because sampling frequency would double when the OSR is doubled. On the other hand, the ADC circuit would be larger and more complex because the number of the sampling capacitances is doubled. It would be difficult to design the ADC with capacitive DAC when the double sampling method is used due to complexity. Hence, a resistive DAC is used to generate DAC reference levels instead. Thus, the ADC is designed according to the double sampling method.
K is the third integrator coefficient as seen in Figure 1 . K can be chosen as desired and it does not have an effect on the transfer function rather than amplifying the ε as seen in Eq. (3). Moreover, the 3rd integrator differential outputs should be compared with reference voltages in a multibit design. Thus, additional simulations are performed in Simulink. The quantizer is chosen as 3-bits and the sine input amplitude is chosen as 200 mV, which is approximately 0.57 × V DAC where ±V DAC are the peak output values of the DAC. For a K value of 2.5, Simulink simulation results show that the first integrator outputs change by ±0.2 V DAC and the second and third integrator outputs change by ±0.5 V DAC . To reduce the output swing of the third integrator further, K and all the reference voltages in the quantizer can also be scaled down. If K and all the reference voltages are divided by 2.5, the changes at the outputs of the first and second integrators will stay the same. In that case, the new reference voltages will be 0 mV, ±40 mV, ±80 mV, and ± 120 mV instead of 0 mV, ± 100 mV, ±200 mV, and ±300 mV for ±V DAC values of ±350 mV. These reference values are generated via a resistive string.
Simulation results show that using capacitance at the reference levels in the quantizer decreases the effect of the kickback in the comparator. Usually a preamplifier is used before the comparators. However, 7 comparators will be used in the design because the quantizer is 3-bits. The comparator that is shown in Figure  3 and inspired by [6, pp. 127-128 ] is proposed as a 4-input comparator in which the differential signals are compared with the differential reference voltages. The comparator also has a latch at the output so that the output signal will change only when a clock signal is applied. Figure 4 shows the schematic diagram of the ∑ ∆ ADC circuit in Figure 1 with double sampling. To have the least amount of parasitic capacitance, minimum sized NMOS transistors are used as switches except for the feedback voltages in the DAC, where transmission gates have to be used to obtain rail-to-rail operation. A clock distribution circuit is used to achieve nonoverlapping clock signals [6, pp. 77-79] . Moreover, a resistor string is used as a DAC. The values of the resistors are chosen according to the total capacitance that will be driven by the DAC. If the value of the resistance is too high, the capacitances cannot be charged properly and this causes third harmonics in the FFT plots according to the simulation results. Afterwards, the layout was prepared as seen in Figure 5 . The layout includes an additional test DAC circuit, which is excluded from power consumption measurements. The total area of the ADC is 0.25 µ m 2 because of large resistances and biasing capacitances and nearly half of the area is empty.
System design

Simulation results
When the sampling frequency is chosen as 1.6 MHz and bandwidth is chosen as 25 kHz, the OSR is calculated to be 32, yielding an SNDR of 90 dB. After the layout was drawn in UMC 180 nm CMOS technology, the wiring and the parasitic capacitances caused the third harmonic to become more effective, which resulted in an SNDR drop to 81.3 dB as seen in Figure 6 . However, even in this case, the circuit has 28.2 µ W average power consumption and the FoM value is 59 fJ/conv.-step. Furthermore, simulations with slow-slow and fast-fast transistors are also investigated for corner analysis of the system. Figure 7 shows the FFT results with slow-slow transistor models. The ADC has 82.7 dB SNDR with 26 µ W power consumption, which leads to 46 fJ/conv.-step FoM.
Simulation results with fast-fast transistor models are slightly worse than slow-slow transistors and the FFT results are seen in Figure 8 . The ADC has 76.5 dB SNDR with 30.9 µ W power consumption, which leads to 113 fJ/conv.-step FoM. Table 1 shows the power breakdown of the ADC according to the simulations with regular, slow-slow, and fast-fast transistor models. 
Conclusion
In this work, a 3rd order 3-bit ∑ ∆ ADC is designed. Using multibit quantization and canceling out the input term at the outputs of the integrators lead to low integrator output swings. Hence, simple telescopic cascade opamps with low power consumption are used in the ADC. According to the postlayout simulations with noise sources included, ADC has 81.3 dB SNDR and 28.2 µ W power consumption. 
